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Abstract—In recent literature, a controversy has arisen over the question
whether deuterium improves the stability of the MOS gate dielectric. In
particular, the influence of deuterium incorporation on the bulk oxide
quality is not clear. In this letter, deuterium or hydrogen is introduced
during either the gate oxidation, postoxidation anneal, and/or the post-
metal anneal (PMA). The oxide bulk degradation was evaluated using
charge-to-breakdown and stress-induced leakage current; and the oxide
interface degradation using hot-carrier degradation and low-frequency
noise. The obtained results show that the oxide bulk does not benefit
from the presence of deuterium, regardless of the stage of deuterium
introduction, or the gate oxide thickness. The oxide interface is more stable
only when deuterium is introduced in the PMA.
Index Terms—Annealing, deuterium, dielectric breakdown, hot-carriers,
leakage currents, MOS capacitors, MOSFETs, noise, oxidation, Weibull
distributions.
I. INTRODUCTION
Hydrogen is used for passivating dangling bonds in CMOS pro-
cessing. Since scanning tunnellingmicroscope experiments [1] showed
that deuterium is harder to desorb from a silicon surface than hydrogen,
there is a growing interest to replace hydrogen during some stage in
the CMOS processing with deuterium to improve device stability. This
may affect hot-carrier degradation, charge-to-breakdown and stress-in-
duced leakage current.
Several authors [2]–[5] showed that the replacement of hydrogen
with deuterium during the PMA to passivate interface states at the
Si–SiO2 interface reduces hot-carrier degradation (HCD) inMOS tran-
sistors. There is no consensus on the influence of deuterium incorpora-
tion into the CMOS processing on gate oxide integrity, i.e., charge-to-
breakdown (Qbd) and stress-induced leakage current (SILC).
For instance, Hwang and co-workers [6]–[8] incorporate deuterium
into theirMOS capacitors by either annealing dry oxide in aD2 ambient
or growing the gate oxide using D2O. They report an improvement
in SILC and Qbd characteristics. Mitani et al. [9], [10] use pyrogenic
oxidation with D2 and O2 to grow the gate oxide. They confirm the
improvement in SILC characteristics.
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On the other hand, Wu et al. [11] processed CMOS test devices,
which underwent a H2 or D2 anneal after the forming gas anneal.
The deuterium-annealed sample did not show improved SILC or Qbd
characteristics. Esseni et al. [12] use either hydrogen or deuterium
during the forming gas anneal. Their measurements of SILC after
channel hot electron stress do not show an improvement if deuterium
is incorporated.
Comparing the different reports [6]–[12], it appears that for deu-
terium to be beneficial for the bulk oxide quality, it has to be incor-
porated in an early stage of processing, preferably during or directly
after the growth of the gate oxide. In this paper, the emphasis is on
the influence of deuterium incorporation on both the bulk and the in-
terface quality of the gate oxide. To this aim, Qbd, SILC, HCD, and
noise measurements have been carried out on devices with deuterium
incorporated at different processing stages, i.e., gate oxide growth, pos-
toxidation anneal and PMA.
II. DEVICE FABRICATION AND EXPERIMENTAL PROCEDURE
A. Device Fabrication
Two different sets of wafers have been fabricated in two independent
facilities. The first set of wafers was fabricated in a university labora-
tory, while the second set was fabricated in an industrial laboratory.
The university set consists of 100-mm wafers containing simple
MOS capacitors. The process was as follows. First, a 300-nm field
oxide was grown, followed by etching active areas. Subsequently, a
gate oxide was grown using an ultradiluted (partial pressure is 0.7 kPa)
H2O or D2O ambient at 950 C. The gate oxide thickness of the MOS
capacitors was varied from 6 to 9 nm for both oxidation ambients. The
gate material is 300-nm poly silicon deposited at 610 C, followed by
an arsenic implantation (3  1015 cm2 100 keV) and an implantation
anneal of 30 min at 900 C. MOS gates were then formed by wet
etching of the poly. For good electrical contact, both the gates and the
back of the wafer were provided with a 1-m-thick aluminum layer.
The final forming gas anneal was performed in a deuterium ambient
if D2O was used for the growth of the gate oxide and in a hydrogen
ambient if H2O was used for the growth of the gate oxide.
The industrial set consists of 200 mm wafers containing various test
structures, including MOS transistors andMOS capacitors with a drain
edge. These devices were fabricated using a 0.18-m technology. Gate
oxide growth was done in either of the following:
1) O2 ambient at 900 C;
2) ultradiluted H2=O2 ambient at 850 C;
3) ultradiluted D2=O2 ambient at 850 C.
The gate oxide thickness is 7 nm for all wafers in the set. SIMS mea-
surements after oxidation confirm the predominant presence of deu-
terium in theD2=O2-oxidized sample and no detectable deuterium con-
centration in the H2=O2-oxidized sample. A postoxidation anneal was:
1) omitted;
2) performed in a N2 ambient at 900 C for 30 min;
3) performed in a D2 ambient at 900 C for 30 min.
The process was completed after the first metal layer with a postmetal
anneal in either:
1) H2=N2 ambient at 450 C for 30 min;
2) D2=N2 ambient at 450 C for 30 min.
B. Stress Conditions
Both sets of wafers were subjected to charge-to-breakdown mea-
surements. These Qbd measurements were done on MOS capacitors.
The area of these MOS capacitors is 10  10 m2 for the univer-
sity set of wafers and 7  7 m2 for the industrial set of wafers. The
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Fig. 1. Charge-to-breakdown characteristics for 10 10 m2 MOS capacitors with varying oxide thickness in the university set of wafers. The stress current
was  100 {mA/cm}2. The gate oxide is grown in either ultradiluted H O or D O ambient at 950 C. (a) Cumulative distribution and (b) Weibull parameters
extracted from the data in (a) as a function of oxide thickness.
Fig. 2. Charge-to-breakdown characteristics for 77 m2 MOS capacitors in the industrial set of wafers. The stress current was maintained at 100mA/cm2.
The gate oxide is grown in either O at 900 C or in either H2=O2 or D2=O2 ambient at 850 C. The postoxidation anneal was either omitted, or performed in
either N or D ambient at 900 C for 30 min. The PMA was performed in either H2=N2 or D2=N2 ambient; (a) depicts the influence of oxidation ambient on
charge-to-breakdown; (b) depicts the influence of postoxidation anneal on charge-to-breakdown; (c) depicts the influence of PMA on charge-to-breakdown.
number of devices stressed is 121 for the university set of wafers and
20 for the industrial set of wafers. The stress current was maintained at
 100 mA/cm2. This corresponds to gate injection conditions.
SILC was measured on MOS capacitors with a drain edge on
the industrial set of wafers. The area of the used MOS capacitors is
0.81 mm2. The stress current was set at 1 mA/cm2. This corresponds
to substrate injection conditions. Capacitance voltage characteristics
were measured on fresh devices. The oxide electric field was calculated
by integrating these characteristics starting from the flatband voltage.
Hot carrier degradation measurements were performed using the
industrial set of wafers. The hot-carrier degradation was performed
using MOS transistors with a gate length of 0.25 m and a gate width
of 10 m. During stressing, the source and substrate contacts were
grounded, the drain voltage was set at 4.0 V and the gate voltage was
set at 1.9 V. This corresponds to peak substrate current conditions.
Linear input characteristics were measured for a drain-to-source
voltage of 0.1 V. Threshold voltage and maximum transconductance
were extracted from these measurements.
Finally, low-frequency (LF) noise measurements before and after
hot-carrier stress were performed on matched pair transistors on the
industrial set of wafers. The matched pair transistors used for the noise
measurements have a gate length of 0.5 m and a gate width of 2 m.
The matched pairs were used in a differential setup, as explained in
[13] to cancel out the common mode noise arising from the measure-
ment setup. Both the transistors have their own drain contacts. The gate,
source and well contacts are common. The LF noise measurements
were performed in the saturation regime under a fixed drain current of
10 A. In between noise measurements the transistors were subjected
to a hot-carrier stress with the source and substrate contacts grounded,
the drain voltage set at 4.5 V and the gate voltage set at 2.1 V. This
corresponds to peak substrate current conditions. To allow for a reli-
able comparison between the noise measured before and after stress
the gate voltage was compensated for the increase in threshold voltage
due to the hot-carrier stress.
III. RESULTS
A. Charge-to-Breakdown
First the charge-to-breakdown characteristics were measured on the
MOS capacitors on the 100 mmwafers. The results, shown in Fig. 1(a),
indicate that the Qbd characteristics of the H2O and D2O devices are
similar. A small precaution has to be taken though, since the oxide
thickness for the two different oxidation ambients does not exactly
match, as indicated in the legend of Fig. 1(a).
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TABLE I
WEIBULL SLOPE () AND MODAL Qbd() FOR 7  7 m2 MOS
CAPACITORS IN THE INDUSTRIAL SET OF WAFERS. THE STRESS CURRENT WAS
MAINTAINED AT 100 mA/cm2. THE GATE OXIDE IS GROWN IN EITHER O
AT 900 C OR IN EITHER H2=O2 OR D2=O2 AMBIENT AT 850 C. THE POST
OXIDATION ANNEAL WAS EITHER OMITTED, OR PERFORMED IN EITHER N
OR D AMBIENT AT 900 C FOR 30 min. THE POST METAL ANNEAL WAS
PERFORMED IN EITHER H2=N2 OR D2=N2 AMBIENT
To avoid this problem of thickness mismatch, the Weibull slope and
modal (or 63%) Qbd value are extracted from the data in Fig. 1(a).
These values are calculated using a maximum likelihood estimation.
The extracted values are plotted as a function of oxide thickness in
Fig. 1(b). This graph confirms the observation of Fig. 1(a), i.e., there is
no distinguishable difference between the H2O and D2O devices. The
graphs for the Weibull slope overlap, while the difference in the modal
Qbd value is small, in favor of the H2O devices. This is in contrast
with the results found in [8] which show a difference inQbd of at least
a factor of 2 in favor of D2O grown oxide.
To verify the results obtained for the 100-mm wafers,Qbd measure-
ments were also conducted on the 200-mmwafers. In this batch the mo-
ment when deuterium is introduced in the process is varied. The first
processing step where deuterium is introduced is the gate oxidation.
The Qbd measurements on the 100-mm wafers already indicated that
replacing hydrogen with deuterium during oxidation does not improve
the bulk oxide quality, and the results on the 200-mm wafers, as shown
in Fig. 2(a) confirm this. The graph shows that the charge-to-break-
down for the H2=O2 and D2=O2 grown oxides overlap. The graph also
shows a factor of 2 difference in charge-to-breakdown between the dry
oxide and the wet oxides, in favor of the wet oxides.
The second processing stepwhere deuterium is introduced is the pos-
toxidation anneal. Fig. 2(b) shows that the postoxidation anneal in deu-
terium gas does not improve the charge-to-breakdown. Even more, the
postoxidation anneal in nitrogen does not improve the charge to break-
down. The results shown in Fig. 2(b) for oxides grown in a O2 ambient
are confirmed on oxides grown in a H2=O2 or D2=O2 ambient as can
be seen in Table I.
Experiments in literature [11], [12] indicate that there is no isotope
effect for the bulk gate oxide quality when the deuterium is introduced
during the forming gas anneal. The results obtained in this work con-
firm this, as indicated in Fig. 2(c). This figure shows that although the
oxidation ambient does alter the Qbd characteristics, the forming gas
does not affect the charge-to-breakdown significantly.
For a complete overview of the obtained results on the 200 mm
wafers, the Weibull slope and modal Qbd value were extracted from
the measured data. The extracted values are given in Table I. Only 20
devices were tested per wafer, so one can expect a large uncertainty in
Fig. 3. Gate current density for 0.81 mm MOS capacitors in the industrial
set of wafers. The stress current was maintained at 1 mA/cm The gate oxide
is grown in either O at 900 C or in either H2=O2 or D2=O2 ambient at
850 C. The postoxidation anneal was either omitted, or performed in either
N or D ambient at 900 C for 30 min. The postmetal anneal was performed
in either H2=N2 or D2=N2 ambient. (a) Gate current density as a function of
oxide electric field; The inset shows the FN characteristic for the device with a
dry oxide and a PMA in D2=N2. This characteristic is typical for all measured
devices and shows the effect of increasing injected chargeQinj. (b) Gate current
density as a function of injected charge.
the extracted values [14]. As can be seen in the table, this is certainly
true for the Weibull slope. The spread in the modal Qbd value per ox-
idation is restricted to 15%, but the trends observed in the graphs are
also clearly visible in the table, i.e.,
1) distinct difference between the dry oxide and the wet oxides, but
no difference between the wet oxides;
2) no difference for different postoxidation annealing, even more,
the anneal does not have an effect at all;
3) no difference between the forming gas anneals.
B. SILC
As a second measure of the bulk quality of the gate oxide, the SILC
was measured. Fig. 3(a) shows the gate current density as a function
of oxide electric field for devices both before and after a stress of
1 C/cm2. The shown curves are the average for five devices per wafer.
The inset of Fig. 3(a) shows the Fowler–Nordheim (FN) plot for one
of the devices. This plot is typical for all the devices measured and
shows that the fresh current indeed is a FN current. Next to this, it
shows the trend with increasing injected charge. As can be seen in
Fig. 3(a), the current density of the fresh devices with a wet oxide,
i.e., the oxides grown in H2=O2 or D2=O2 ambient, is slightly lower
than the current density of the fresh devices with a dry oxide, i.e., the
oxides grown in O2. The figure does not show a difference between
the current densities of the H2=O2 and D2=O2 grown oxides after
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Fig. 4. Effect of hot-carrier stress on transistor parameters of MOS transistors in the industrial set of wafers. The gate oxide is grown in either O at 900 C or in
either H2=O2 or D2=O2 ambient at 850 C. The postoxidation anneal was omitted. The PMAwas performed in either H2=N2 or D2=N2 ambient. The gate length
is 0.25 m and the gate width is 10 m. During stressing, the source and substrate contacts were grounded, the drain voltage was set at 4.0 V and the gate voltage
was set at 1.9 V. This corresponds to peak substrate current conditions. Transistor parameters were extracted from linear input characteristics for a drain-to-source
voltage of 0.1 V. (a) Relative change in maximum transconductance as a function of stress time. (b) Relative change in maximum transconductance as a function
of the threshold voltage shift.
Fig. 5. Effect of hot-carrier stress on LF noise of matched MOS transistor pairs in the industrial set of wafers. The gate oxide is grown in O at 900 C The
postoxidation anneal was omitted. The PMA was performed in either H2=N2 or D2=N2 ambient. The gate length is 0.5 m and the gate width is 2 m, During
stressing, the source and substrate contacts were grounded, the drain voltage was set at 4.5 V and the gate voltage was set at 2.1 V. This corresponds to peak
substrate current conditions. The LF noise measurements were performed under a fixed drain current of 10 A using a differential setup [13]. (a) Typical drain
current power spectrum. (b) Average (of 12 devices) drain current Spectral density at 100 Hz as a function of HCD stress time.
stress. At the same time, all four curves for the dry oxide after stress
are almost overlapping, indicating that the postoxidation and PMA
do not significantly influence the SILC. The last two observations
are valid for a broad range of injected charge, as can be seen in
Fig. 3(b). Regardless of the processing step introduced, deuterium
does not improve the SILC characteristics.
C. Hot-Carrier Degradation
To verify that the deuterium at least plays a role at the Si–SiO2 inter-
face, hot-carrier measurements were performed at the 200-mm wafers.
The relative change in transconductance is shown in Fig. 4(a). The
hot-carrier degradation of the threshold voltage shows a similar trend,
namely, the hot-carrier degradation rate is not affected by the oxidation,
but only by the PMA, and a PMA in D2=N2 increases the stress time
needed to create the same degree of degradation with a factor of 3.
The mechanism of the hot-carrier degradation is not affected by the
substitution of hydrogen with deuterium during the PMA. When the
degradation of one transistor parameter is plotted versus the degrada-
tion of a second transistor parameter, the difference between hydrogen
and deuterium disappears. This can be seen in Fig. 4(b) for the relative
change in transconductance and threshold voltage shift.
D. LF Noise
Finally, LF noise measurements were performed. The LF noise is
thought to be due to the trapping and detrapping of electrons in in-
terface and near interface states in the oxide. Hot carrier degradation
influences the amount of these traps and should therefore influence the
noise level. This is confirmed in literature [15]. The HCD measure-
ments above show that an isotope effect only occurs when deuterium
is introduced during the PMA. Therefore, only the PMA was varied
during the noise measurements. The results of two devices are shown
in Fig. 5(a). One device was annealed in H2=N2 while the other was an-
nealed in D2=N2. The figure shows both the drain current noise spectral
density before and after a hot-carrier stress of 1000 s. The noise of the
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device annealed in deuterium hardly increases, while the noise of the
hydrogen annealed device significantly increases. This behavior is typ-
ical and has been measured on 12 devices for every processing variant.
The average drain current noise power spectral density of these de-
vices at 100 Hz as a function of stress time is depicted in Fig. 5(b). The
H2=N2 annealed devices show an immediate increase in noise, while
the D2=N2 annealed devices have to be stressed more than four times
more to show the same level of noise.
IV. DISCUSSION AND CONCLUSION
The bulk quality of the gate oxide is influenced by several factors,
including stoichiometry (i.e., composition), dangling bond concentra-
tion, impurity atom (e.g., hydrogen and deuterium) concentration, and
oxide stress. We speculate that the bulk quality at a given growth tem-
perature is influenced by the partial pressure of the oxidant. First, a
lower oxidant partial pressure decreases the collision frequency of the
oxidant molecules with the surface. Based on the simplified Langmuir
equation (i.e., ultradiluted ambient), the density of the adsorbed oxi-
dizing species, which is proportional to their collision frequency, also
decreases. This density affects the flux of the oxidant species through
the gate oxide to the Si/SiO2 interface. The flux is an indication of the
time available for the migration of such species along the Si/SiO2 in-
terface. The lower the flux, the higher the probability for the oxidising
species to find a proper site at the interface-to-be bound to. This greatly
decreases the number of dangling bonds. Second, the desorption of re-
action products (H2 or D2) is more efficient during longer oxidations
at lower pressure, which results in less contamination in the SiO2 bulk
and in a closer-to-stoichiometric Si/O ratio. Third, the growing oxide
has more time for stress relaxation at a lower growth rate.
To a certain degree, the same argumentation may hold for the quality
of the Si/SiO2 interface. Since the dangling bond concentration at the
interface is always found to be higher than that for the bulk, the in-
terface quality is more sensitive to dangling bond passivation than the
bulk quality.
From the above considerations we can conclude that, for oxides
grown in an ultradiluted ambient and at a sufficiently high temper-
ature, the bulk quality can hardly be improved by the replacement
of hydrogen with deuterium. This is due to the low concentration
of dangling bonds in the bulk. However, the interface quality can
still be improved by such replacement due to its intrinsically higher
concentration of dangling bonds.
Both the hot-carrier degradation and LF measurements carried out
in this work confirm that deuterium incorporation during the postmetal
anneal improves the interface properties, i.e., the resistance to hot-
carrier stress. This can be explained by a difference in vibration fre-
quency for the bending modes of the Si–H and Si–D bond located at
the interface, as is already done in [16]. However, the hot-carrier mea-
surements do not confirm the results obtained by Mitani [9], which in-
dicated that an earlier incorporation of deuterium during the gate oxide
growth can also increase the resistance to hot-carrier stressing. At the
same time theQbd measurements do not show an influence of the deu-
terium at all, irrespective of the processing step introduced. This is con-
firmed with high statistical significance on two wafer sets fabricated in
two independent laboratories. Even more, the wet oxides in the univer-
sity set were grown at 950 C, while the wet oxides in the industrial
set were grown at 850 C, so the observation is also irrespective of
oxidation temperature.
The improved bulk oxide quality reported in literature [6]–[10]
cannot be confirmed with the results presented in this paper. As
mentioned, the results in this work were obtained for an ultradiluted
ambient to allow for a reasonable oxidation time. For example, Hwang
and coworkers needed 10 min to grow 6.5 nm oxide [7] and Mitani 6
min [9], both at 850 C. For comparison, the oxidation process used
for the university set requires 300 min to grow 6.5 nm at 850 C.
This directly improves the gate oxide quality. The average oxidation
rate was therefore decreased 30 to 50 times, a considerable difference
which could explain the different findings.
The reports in literature do not mention the use of an ultradiluted
ambient. Our results suggest that the use of an ultradiluted ambient
allows growing a high-quality bulk oxide which does not benefit from
a deuterium isotope effect.
The interfacial oxide quality benefits from a deuterium isotope effect
only when the deuterium is incorporated at the end of the process, to
avoid desorption of the deuterium during high-temperature processing
steps.
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